Back to results
C
Design Engineer II
Cadence · NOIDA
On-site / hybridDesign 18 days ago
Is it worth applying?
AI checks visa and location, seniority and red flags, not just keywords.
??/100
Sign in to score
AI scoring needs a free account: you get 3 free AI scores after signing in.
About the job
Skills mentioned in this posting (4)
PythonAIC++Automation
Sign in and add your skills to see which ones you're missing.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview:
Key Responsibilities:
-
- Verification Infrastructure: Simulation testbenches in C/C++/RTL and lead the development of reusable UVM environments.
- Advanced Verification: Champion the integration of formal verification, and AI-driven coverage analysis.
- Cross-Functional Collaboration: Partner with microarchitecture, RTL design, and software teams to align verification plans with ISA requirements.
-
Required Qualifications:
- B.Tech/M.Tech in ECE with
- Experience in SystemVerilog/UVM and C/C++ for architectural modeling.
- Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe.
- Expertise in scripting (Perl, Python, or Tcl) for verification flow automation.
- Proven track record in verifying complex pipelines, memory subsystems, or ISA implementations.
We’re doing work that matters. Help us solve what others can’t.